IP & SoC Verification Engineer
I am VLSI Design & Verification Engineer.
SubIP and SoC Design Verification Engineer. Extends to running Full Chip Emulation on Palladium and Protium Platforms.
Research Associate at Micro Electronics Research Lab (MERL) working as a hardware design engineer.
Designer specialized on VLSI radiation tolerant architectures and circuits